Filing Date: 3/2/2004

PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 1

Complete if Known	
Application / Conf. No.	~~Unknown~~ 10/792,153
Filing Date	March 02, 2004
First Named Inventor	Robert E. Eccles
Art Unit	~~Unknown~~ 2825
Examiner Name	~~Unknown~~ P. RIK
Attorney Docket Number	X-1270 US

OTHER – NON PATENT LITERATURE DOCUMENTS

Examiner Initials *	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
		Xilinx, Inc.; Application Note, XAPP108; "Chip-Level HDL Simulation Using the Xilinx Alliance Series"; May 21, 1998 (Version 1.0); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-15	
		Altera; Application Note 296; "Using Verplex Conformal LEC for Formal Verification of Design Functionality"; January 2003, Ver. 1.0; available from Altera Corporation; pp. 1-14.	
		Xilinx, Inc.; Application Note, XAPP413; "Xilinx/Verplex Conformal Verification Flow"; October 2, 2001 (Version 1.1); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-10	
		Xilinx, Inc.; Application Note, XAPP414; "Xilinx/Synopsys Formality Verification Flow"; January 21, 2002 (Version 1.3); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-15	
		IEEE Verilog(TM) HDL Language Reference Manual Project (LRM); Chapter 7.6; downloaded from http://www-ee.eng.hawaii.edu/~msmith/ASICs/HTML/Verilog/Verilog.htm; February 24, 2004; pp. 1-14.	
		Xilinx, Inc.; Table 2-1 "Design Verification"; downloaded from http://toolbox.xilinx.com/docsan/xilinx5/data/docs/dev/dev0015_6.html; February 28, 2003; pp. 1-9.	

Examiner Signature		Date Considered	3/24/06

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1] Applicant's unique citation designation number. [2] Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.